## - Provides S-CARD abd M-CARD Power Management for CableCARDTM Applications

- Fully Integrated xVCC and xVPP Switching
- xVPP Programmed Independent of xVCC
- 3.3-V, 5-V, and/or 12-V Power Distribution
- Low ros(on) ( $60-\mathrm{m} \Omega$ 3.3-V xVCC Switch and 140-m $\Omega$ 5-V xVCC Switch Typical)
- Short Circuit and Thermal Protection
- 150- $\mu \mathrm{A}$ (Maximum) Quiescent Current
- Standby Mode: 50-mA Current Limit (Typ)
- 12-V Supply Can Be Disabled
- 3.3-V Low-Voltage Mode
- Ambient Temperature . . . $40^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
- Meets PC Card ${ }^{\text {M }}$ Standards
- TTL-Logic Compatible Inputs
- Available in 24-Pin and 30-Pin SSOP (DB), and 32-Pin TSSOP (DAP) Packages
- Break-Before-Make Switching
- Internal Power-On Reset


## description

The TPS2214A and TPS2216A PC Card power-interface switches provide an integrated power-management solution for two PC Cards. All of the discrete power MOSFETs, a logic section, current limiting, and thermal protection for PC Card control are combined on single integrated circuits. These low-cost devices allow the distribution of $3.3-\mathrm{V}, 5-\mathrm{V}$, and/or $12-\mathrm{V}$ power to the card. The current-limiting feature eliminates the need for fuses. Current-limit reporting can help the user isolate a system fault.
The TPS2214A and TPS2216A feature a 3.3-V low-voltage mode that allows for 3.3-V switching without the need for $5-\mathrm{V}$ power. This feature facilitates low-power system designs such as sleep modes where only 3.3 V is available. These devices also have the ability to program the xVPP outputs independent of the xVCC outputs. A standby mode that changes all output-current limits to 50 mA (typical) has been incorporated.
End-equipment applications for these products include: notebook computers, desktop computers, personal digital assistants (PDAs), digital cameras, and bar-code scanners.

The TPS2216A is backward-compatible with the TPS2202A, TPS2206, and TPS2216. The TPS2214A is backward-compatible with the TPS2214.

AVAILABLE OPTIONS

| $\mathrm{T}_{\mathrm{A}}$ | PACKAGED DEVICESt $\dagger$ |  |
| :---: | :---: | :---: |
|  | PLASTIC SMALL OUTLINE <br> (DB) | PowerPAD PLASTIC SMALL <br> OUTLINE <br> (DM <br> (DAP) |
| $-40^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | TPS2214ADB(R), TPS2216ADB(R) | TPS2216ADAP(R) |

$\dagger$ The DB and DAP packages are available in tubes and left-end taped and reeled. Add R suffix to device type (e.g., TPS2216ADBR) for taped and reeled.
TPS2216A
TPS2216A
DAP PACKAGE
(TOP VIEW)

| $5 \mathrm{~V} \square$ | 10 | 32 | $\square$ | 5 V |
| :---: | :---: | :---: | :---: | :---: |
| $5 \mathrm{~V} \square$ | 2 | 31 | $\square$ | NC |
| NC ■ | 3 | 30 | $\square$ | MODE |
| DATA $\square$ | 4 | 29 | $\square$ | NC |
| CLOCK $\square$ | 5 | 28 | $\square$ | NC |
| LATCH ■ | 6 | 27 | $\square$ | NC |
| RESET ■ | 7 | 26 | $\square$ | NC |
| 12V $\square$ | 8 | 25 | $\square$ | 12V |
| AVPP $\square$ | 9 | 24 | $\square$ | BVPP |
| AVCC $\square$ | 10 | 23 | $\square$ | BVCC |
| AVCC $\square$ | 11 | 22 | $\square$ | BVCC |
| AVCC $\square$ | 12 | 21 | $\square$ | BVCC |
| GND $\square$ | 13 | 20 | $\square$ | OC |
| RESET $\square$ | 14 | 19 | $\square$ | STBY |
| NC $\square$ | 15 | 18 | $\square$ | 3.3 V |
| $3.3 \mathrm{~V} \square$ | 16 | 17 | $\square$ | 3.3 V |


| $5 \mathrm{~V} \square$ | 10 | 30 | $\square 5 \mathrm{~V}$ |
| :---: | :---: | :---: | :---: |
| 5V $\square$ | 2 | 29 | $\square$ MODE |
| DATA $\square$ | 3 | 28 | $\square \mathrm{NC}$ |
| CLOCK $\square$ | 4 | 27 | $\square \mathrm{NC}$ |
| LATCH ■ | 5 | 26 | $\square \mathrm{NC}$ |
| RESET ■ | 6 | 25 | $\square \mathrm{NC}$ |
| 12V $\square$ | 7 | 24 | $\square 12 \mathrm{~V}$ |
| AVPP $\square$ | 8 | 23 | $\square$ BVPP |
| AVCC $\square$ | 9 | 22 | $\square$ BVCC |
| AVCC $\square$ | 10 | 21 | $\square$ BVCC |
| AVCC $\square$ | 11 | 20 | $\square$ BVCC |
| GND $\square$ | 12 | 19 | $\square$ STBY |
| NC ■ | 13 | 18 | $\square \mathrm{OC}$ |
| RESET ■ | 14 | 17 | $\square 3.3 \mathrm{~V}$ |
| $3.3 \mathrm{~V} \square$ | 15 | 16 | $\square 3.3 \mathrm{~V}$ |

NC - No internal connection

## Terminal Functions

| TERMINAL |  |  |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |  |  |
|  | TPS2214 | TPS2216 |  |  |  |
|  | DB-24 | DB-30 | DAP |  |  |
| 3.3 V | 13, 14 | 15, 16, 17 | 16, 17, 18 | 1 | 3.3-V input for card power and/or chip power if 5 V is not present |
| 5 V | 1, 2, 24 | 1, 2, 30 | 1, 2, 32 | I | 5-V input for card power and/or chip power |
| 12V | 7, 20 | 7, 24 | 8, 25 | 1 | $12-\mathrm{V} \mathrm{V}_{\mathrm{pp}}$ input card power |
| AVCC | 9, 10 | 9, 10, 11 | 10, 11, 12 | 0 | VCC output: 3.3-V, 5-V, GND or high impedance to card |
| AVPP | 8 | 8 | 9 | 0 | VPP output: 3.3-V, 5-V, 12-V, GND or high impedance to card |
| BVCC | 17, 18 | 20, 21, 22 | 21, 22, 23 | 0 | VCC output: 3.3-V, 5-V, GND or high impedance to card |
| BVPP | 19 | 23 | 24 | O | VPP output: 3.3-V, 5-V, 12-V, GND or high impedance to card |
| GND | 11 | 12 | 13 |  | Ground |
| MODE | 22 | 29 | 30 | 1 | TPS2206 operation when floating or pulled low; must be pulled high externally for TPS2216A operation. MODE is internally pulled low with a $150-\mathrm{k} \Omega$ pulldown resistor. |
| $\overline{O C}$ | 15 | 18 | 20 | 0 | Logic-level output that goes low when an overcurrent or overtemperature condition exists. |
| RESET | 6 | 6 | 7 | 1 | Logic-level reset input active high. Do not connect if $\overline{\text { RESET }}$ pin is used. RESET is internally pulled low with a $150-\mathrm{k} \Omega$ pulldown resistor. |
| $\overline{\text { RESET }}$ | 12 | 14 | 14 | 1 | Logic-level reset input active low. Do not connect if RESET pin is used. The pin is internally pulled high with a $150-\mathrm{k} \Omega$ pullup resistor. |
| $\overline{\text { STBY }}$ | 16 | 19 | 19 | 1 | Logic-level active low input sets the TPS2216 to standby mode and sets all current limits to 50 mA . The pin is internally pulled high with a $150-\mathrm{k} \Omega$ pullup resistor. |
| CLOCK | 4 | 4 | 5 | 1 | Logic-level clock for serial data word |
| DATA | 3 | 3 | 4 | 1 | Logic-level serial data word |
| LATCH | 5 | 5 | 6 | 1 | Logic-level latch for serial data word |
| NC | 21, 23 | $\begin{gathered} 13,25,26, \\ 27,28 \end{gathered}$ | $\begin{array}{\|c} \hline 3,15,26, \\ 27,28,29, \\ 31 \end{array}$ |  | No internal connection |

functional block diagram (pin numbers refer to 30-pin DB package)

$\dagger$ Both 12 V pins must be connected together.

## TPS2214A, TPS2216A

## DUAL-SLOT PC CARD POWER SWITCHES

## absolute maximum ratings over operating virtual free-air temperature (unless otherwise noted) $\dagger$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

| PACKAGE | $\mathrm{T}_{\mathrm{A}} \leq 25^{\circ} \mathrm{C}$ <br> POWER RATING | DERATING FACTOR $\ddagger$ <br> ABOVE $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ <br> POWER RATING | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ <br> POWER RATING |
| :---: | :---: | :---: | :---: | :---: |
| DB | 1095 mW | $10.99 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 602 mW | 438 mW |
| DAP | 4255 mW | $42.55 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 2340 mW | 1702 mW |

$\ddagger$ These devices are mounted on an JEDEC low-k board (2 oz. traces on surface), 1-W power applied.
recommended operating conditions

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Input voltage, $\mathrm{V}_{\mathrm{I}}$ | $\mathrm{V}_{1(3.3 V)}$ | 2.7 | 5.25 | V |
|  | $\mathrm{V}_{\mathrm{l}}(5 \mathrm{~V})$ | 2.7 | 5.25 | V |
|  | $\mathrm{V}_{\mathrm{I}(12 \mathrm{~V})}$ | 2.7 | 13.5 | V |
| Output current, lo | $\mathrm{I}^{(\mathrm{O}}$ (VCC) at $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |  | 750 | mA |
|  | $\mathrm{l}^{( } \mathrm{O}$ (VPP) at $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |  | 200 | mA |
| Clock frequency |  |  | 2.5 | MHz |
| Pulse duration | Data | 200 |  | ns |
|  | Latch | 250 |  |  |
|  | Clock | 100 |  |  |
| Data hold time§ |  | 100 |  | ns |
| Data setup time§ |  | 100 |  | ns |
| Latch delay time§ |  | 100 |  | ns |
| Clock delay time§ |  | 250 |  | ns |
| Operating virtual junction temperature, $\mathrm{T}_{\mathrm{J}}$ |  | -40 | 100 | ${ }^{\circ} \mathrm{C}$ |

§ Refer to Figures 2 and 3.
electrical characteristics, $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{I}(5 \mathrm{~V})}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}(3.3 \mathrm{~V})}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{l}(12 \mathrm{~V})}=12 \mathrm{~V}, \overline{\mathrm{STBY}}$ floating, all outputs unloaded (unless otherwise noted)
power switch

$\dagger$ Pulse-testing techniques maintain junction temperature close to ambient temperature ( $250-\mu \mathrm{s}$-wide pulse, less than $0.5 \%$ duty cycle); thermal effects must be taken into account separately.
$\ddagger$ Specified by design, not tested in production.
§ Input currents do not include logic input currents (presented in electrical characteristics for logic section); clock is inactive.
NOTE: $\mathrm{V}_{\mathrm{I}(3.3 \mathrm{~V})}$ or $\mathrm{V}_{\mathrm{I}(5 \mathrm{~V})}$ must be biased for switches to function.

## TPS2214A, TPS2216A

DUAL-SLOT PC CARD POWER SWITCHES
FOR SERIAL PCMCIA CONTROLLERS
SLVS267C - DECEMBER 1999 - REVISED FEBRUARU 2008
electrical characteristics, $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{I}(5 \mathrm{~V})}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{l}(3.3 \mathrm{~V})}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{l}(12 \mathrm{~V})}=12 \mathrm{~V}, \overline{\text { STBY }}$ floating, all outputs unloaded (unless otherwise noted) (continued)
logic section (CLOCK, DATA, LATCH, MODE, RESET, $\overline{R E S E T}, \overline{\text { STBY, }} \overline{\mathrm{OC}})$

| PARAMETER |  | TEST | NDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic input current | $\mathrm{I}_{(\text {(RESET })}$ or II( $\overline{\mathrm{RESET})}{ }^{\dagger}$ | $\mathrm{V}_{1(\text { RESET }}=5$ | $\mathrm{V}_{1}(\overline{\text { RESET }})=0 \mathrm{~V}$ |  | 30 | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{1(\text { RESET })}=0$ | $\mathrm{V}_{1}(\overline{\mathrm{RESET}})=5 \mathrm{~V}$ |  |  | 1 |  |
|  | $I_{\text {(MODE) }}{ }^{\dagger}$ | $\mathrm{V}_{1}(\mathrm{MODE})=5 \mathrm{~V}$ |  |  | 30 | 50 |  |
|  |  | $\mathrm{V}_{1}(\mathrm{MODE})=0$ |  |  |  | 1 |  |
|  | $\mathrm{I}\left(\overline{\text { STBY }}{ }^{\dagger}\right.$ | $\mathrm{V}_{1}(\overline{\text { STBY }}$ ) $=5$ |  |  |  | 1 |  |
|  |  | $\mathrm{V}_{1}(\overline{\text { STBY }}$ ) $=0$ |  |  | 30 | 50 |  |
|  | $\mathrm{I}_{( }(\mathrm{CLOCK})$ or $\mathrm{I}_{\text {(DATA }}$ or $\mathrm{l}_{(\text {(LATCH) }}$ |  |  |  |  | 1 |  |
| Logic input high level |  | $\mathrm{V}_{\mathrm{l}}(5 \mathrm{~V})=5 \mathrm{~V}$ |  | 2 |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{I}}(5 \mathrm{~V})=0 \mathrm{~V}$ |  | 2 |  |  |  |
| Logic input low level |  |  |  |  |  | 0.8 | V |
| Logic output high level, $\overline{\mathrm{OC}}$ |  | $\mathrm{V}_{1}(5 \mathrm{~V})=5 \mathrm{~V}$, | $\mathrm{I}=1 \mathrm{~mA}$ | $\mathrm{V}_{1(5 \mathrm{~V})}-0.4$ |  |  | V |
|  |  | $\mathrm{V}_{1}(5 \mathrm{~V})=0 \mathrm{~V}$, | $\mathrm{I}=1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{I}(3.3 \mathrm{~V})^{-0.4}}$ |  |  |  |
| Logic output low level, $\overline{O C}$ |  | $\mathrm{I}=1 \mathrm{~mA}$ |  |  |  | 0.4 | V |

$\dagger$ RESET and MODE have internal $150-\mathrm{k} \Omega$ pulldown resistors; $\overline{\text { RESET }}$ and $\overline{\text { STBY }}$ have internal $150-\mathrm{k} \Omega$ pullup resistors.
switching characteristics

|  | PARAMETER $\dagger$ | LOAD CONDITION† | TEST CONDITIONS $\dagger$ |  | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{r}$ | Output rise times $\ddagger$ | $\begin{aligned} & C_{\mathrm{L}(\mathrm{xVCC})}=0.1 \mu \mathrm{~F}, \\ & \mathrm{C}_{\mathrm{L}(\mathrm{xVPP})}=0.1 \mu \mathrm{~F}, \\ & \mathrm{l}(\mathrm{xVCC})=0 \S, \\ & \mathrm{l}(\mathrm{xVPP})=0 \S \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}(\mathrm{xVCC})$ |  | 1 |  | ms |
|  |  |  | VO(xVPP) |  | 0.8 |  |  |
|  |  | $\begin{aligned} & C_{L(x V C C)}=150 \mu \mathrm{~F}, \\ & C_{L(x V P P)}=10 \mu \mathrm{~F}, \\ & \mathrm{l}(\mathrm{xVCC})=1 \mathrm{~A}, \\ & \mathrm{l}(\mathrm{xVPP})=50 \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}(\mathrm{xVCC})$ |  | 1.2 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{O}}$ (xVPP) |  | 2.5 |  |  |
| $\mathrm{tf}_{f}$ | Output fall times $\ddagger$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}(\mathrm{xVCC})}=0.1 \mu \mathrm{~F}, \\ & \mathrm{C}_{\mathrm{L}(\mathrm{xVPP})}=0.1 \mu \mathrm{~F}, \\ & \mathrm{l}(\mathrm{xVCC})=0 \S \\ & \mathrm{l}(\mathrm{xVPP})=0 \S \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}(\mathrm{xVCC})$ |  | 0.01 |  | ms |
|  |  |  | VO(xVPP) |  | 0.01 |  |  |
|  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}(\mathrm{xVCC})}=150 \mu \mathrm{~F}, \\ & \mathrm{C}_{\mathrm{L}(\mathrm{xVPP})}=10 \mu \mathrm{~F}, \\ & \mathrm{l}(\mathrm{xVCC})=1 \mathrm{~A}, \\ & \mathrm{l}(\mathrm{xVPP})=50 \mathrm{~mA} \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}(\mathrm{xVCC})$ |  | 3 |  |  |
|  |  |  | VO(xVPP) |  | 8 |  |  |
| tpd | Propagation delay $\ddagger$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}(\mathrm{xVCC})}=0.1 \mu \mathrm{~F}, \\ & \mathrm{C}_{\mathrm{L}(\mathrm{xVPP})}=0.1 \mu \mathrm{~F}, \\ & \mathrm{l}(\mathrm{xVCC})=0 \S, \\ & \mathrm{l}(\mathrm{xVPP})=0 \S \end{aligned}$ | Latch $\uparrow$ to xVPP (12 V) | $t_{\text {pd(on) }}$ | 3 |  | ms |
|  |  |  |  | tpd(off) | 25 |  |  |
|  |  |  | Latch $\uparrow$ to $\mathrm{xVPP}(5 \mathrm{~V})$ | tpd(on) | 0.6 |  |  |
|  |  |  |  | tpd(off) | 8.5 |  |  |
|  |  |  | Latch $\uparrow$ to $\mathrm{xVPP}(3.3 \mathrm{~V}), \mathrm{V}_{\mathrm{l}(5 \mathrm{~V})}=5 \mathrm{~V}$ | tpd(on) | 0.6 |  |  |
|  |  |  |  | tpd(off) | 9 |  |  |
|  |  |  | Latch $\uparrow$ to $\mathrm{xVPP}(3.3 \mathrm{~V}), \mathrm{V}_{\mathrm{l}(5 \mathrm{~V})}=0 \mathrm{~V}$ | tpd(on) | 1.4 |  |  |
|  |  |  |  | tpd(off) | 9 |  |  |
|  |  |  | Latch $\uparrow$ to $\mathrm{xVCC}(5 \mathrm{~V})$ | tpd(on) | 0.3 |  |  |
|  |  |  |  | tpd(off) | 15 |  |  |
|  |  |  | Latch $\uparrow$ to $\mathrm{xVCC}(3.3 \mathrm{~V}), \mathrm{V}_{\mathrm{I}}(5 \mathrm{~V})=5 \mathrm{~V}$ | tpd(on) | 0.2 |  |  |
|  |  |  |  | tpd(off) | 15 |  |  |
|  |  |  | Latch $\uparrow$ to $\mathrm{xVCC}(3.3 \mathrm{~V}), \mathrm{V}_{\mathrm{I}}(5 \mathrm{~V})=0 \mathrm{~V}$ | tpd(on) | 0.4 |  |  |
|  |  |  |  | tpd(off) | 15 |  |  |
|  |  | $\begin{aligned} & C_{L(x V C C)}=150 \mu \mathrm{~F}, \\ & C_{L(x V P P)}=10 \mu \mathrm{~F}, \\ & \mathrm{l}(x V C C)=1 \mathrm{~A}, \\ & \mathrm{O}(x V P P)=50 \mathrm{~mA} \end{aligned}$ | Latch $\uparrow$ to $\mathrm{xVPP}(12 \mathrm{~V})$ | tpd(on) | 4.5 |  |  |
|  |  |  |  | tpd(off) | 13 |  |  |
|  |  |  | Latch $\uparrow$ to xVPP ( 5 V ) | tpd(on) | 3.3 |  |  |
|  |  |  |  | tpd(off) | 8 |  |  |
|  |  |  | Latch $\uparrow$ to $\mathrm{xVPP}(3.3 \mathrm{~V}), \mathrm{V}_{\mathrm{l}}(5 \mathrm{~V})=5 \mathrm{~V}$ | tpd(on) | 3 |  |  |
|  |  |  |  | tpd(off) | 9 |  |  |
|  |  |  | Latch $\uparrow$ to $\mathrm{xVPP}(3.3 \mathrm{~V}), \mathrm{V}_{1(5 \mathrm{~V})}=0 \mathrm{~V}$ | tpd(on) | 3 |  |  |
|  |  |  |  | tpd(off) | 9 |  |  |
|  |  |  | Latch $\uparrow$ to $\mathrm{xVCC}(5 \mathrm{~V})$ | tpd(on) | 1 |  |  |
|  |  |  |  | tpd(off) | 12 |  |  |
|  |  |  | Latch $\uparrow$ to $\mathrm{xVCC}(3.3 \mathrm{~V}), \mathrm{V}_{1}(5 \mathrm{~V})=5 \mathrm{~V}$ | tpd(on) | 0.6 |  |  |
|  |  |  |  | tpd(off) | 12 |  |  |
|  |  |  | Latch $\uparrow$ to $\mathrm{xVCC}(3.3 \mathrm{~V}), \mathrm{V}_{\mathbf{I}}(5 \mathrm{~V})=0 \mathrm{~V}$ | tpd(on) | 1 |  |  |
|  |  |  |  | tpd(off) | 12 |  |  |

$\dagger$ Refer to Parameter Measurement Information
$\ddagger$ Specified by design: not tested in production.
§ No card inserted, assumes $0.1-\mu \mathrm{F}$ recommended output capacitor (see Figure 32).

## PARAMETER MEASUREMENT INFORMATION



Figure 1. Test Circuits and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION



NOTE: Data is clocked in on the positive edge of the clock. The positive edge of the latch signal should occur before the next positive edge of the clock. For definition of D0 to D10, see the control logic table.
Figure 2. Serial-Interface Timing for Independent xVPP Switching When MODE =5 V or 3.3 V


NOTE: Data is clocked in on the positive edge of the clock. The positive edge of the latch signal should occur before the next positive edge of the clock. For definition of D0 to D8, see the control logic table.

Figure 3. Serial-Interface Timing When MODE $=0 \mathrm{~V}$ or Floating

Table of Timing Diagrams ${ }^{\dagger}$

|  | FIGURE |
| :--- | :---: |
| Short-circuit current response, short applied to powered-on 5-V xVCC switch output | 4 |
| Short-circuit current response, short applied to powered-on 12-V xVPP switch output | 5 |
| $\overline{\mathrm{OC}}$ response with ramped load on 5-V xVCC switch output | 6 |
| $\overline{\mathrm{OC}}$ response with ramped load on 12-V xVPP switch output | 7 |

$\dagger$ Timing tests are conducted at free-air temperature, $\mathrm{V}_{\mathrm{I}}(5 \mathrm{~V})=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}(3.3 \mathrm{~V})=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}(12 \mathrm{~V})=12 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}$ on each output, $\overline{\text { STBY }}$ floating.

PARAMETER MEASUREMENT INFORMATION


Figure 4. Short-Circuit Response, Short Applied to Powered-on 5-V xVCC-Switch Output


Figure 6. OC Response With Ramped Load on 5-V xVCC-Switch Output


Figure 5. Short-Circuit Response, Short Applied to Powered-on 12-V xVPP-Switch Output


Figure 7. $\overline{\text { OC Response With Ramped Load on }}$ 12-V xVPP-Switch Output

## TPS2214A, TPS2216A DUAL-SLOT PC CARD POWER SWITCHES FOR SERIAL PCMCIA CONTROLLERS

## TYPICAL CHARACTERISTICS

Table of Graphs

|  |  |  | FIGURE |
| :---: | :---: | :---: | :---: |
| tpd(on) | Turnon propagation delay time, 3.3-V xVCC switch | vs Load capacitance | 8 |
| tpd(off) | Turnoff propagation delay time, 3.3-V xVCC switch | vs Load capacitance | 9 |
| tpd(on) | Turnon propagation delay time, 5-V xVCC switch | vs Load capacitance | 10 |
| tpd(off) | Turnoff propagation delay time, $5-\mathrm{V} \times \mathrm{VCC}$ switch | vs Load capacitance | 11 |
| tpd(on) | Turnon propagation delay time, 12-V xVPP switch | vs Load capacitance | 12 |
| tpd(off) | Turnoff propagation delay time dc, 12-V xVPP switch | vs Load capacitance | 13 |
| $\mathrm{tr}_{\mathrm{r}}$ | Rise time, 3.3-V xVCC switch | vs Load capacitance | 14 |
| $\mathrm{tf}^{\text {f }}$ | Fall time, 3.3-V xVCC switch | vs Load capacitance | 15 |
| $\mathrm{tr}_{r}$ | Rise time, $5-\mathrm{V} \times \mathrm{VCC}$ switch | vs Load capacitance | 16 |
| $\mathrm{tf}^{\text {f }}$ | Fall time, 5-V xVCC switch | vs Load capacitance | 17 |
| $\mathrm{tr}_{\mathrm{r}}$ | Rise time, 12-V xVPP switch | vs Load capacitance | 18 |
| $\mathrm{tf}_{\text {f }}$ | Fall time, 12-V xVPP switch | vs Load capacitance | 19 |
| 1 | Input current at $\mathrm{V}_{1}(\mathrm{xVCC})=\mathrm{V}_{1}(\mathrm{xVPP})=3.3 \mathrm{~V}$ | vs Junction temperature | 20 |
|  | Input current at $\mathrm{V}_{\mathrm{I}}(\mathrm{xVCC})=\mathrm{V}_{\mathrm{I}}(\mathrm{xVPP})=5 \mathrm{~V}$ | vs Junction temperature | 21 |
|  | Input current at $\mathrm{V}_{1}(\mathrm{xVCC})=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{l}}(\mathrm{xVPP})=12 \mathrm{~V}$ | vs Junction temperature | 22 |
| ${ }^{\text {r DS }}$ (on) | Static drain-source on-state resistance, 3.3-V xVCC switch | vs Junction temperature | 23 |
|  | Static drain-source on-state resistance, 5-V xVCC switch | vs Junction temperature | 24 |
|  | Static drain-source on-state resistance, 12-V xVPP switch | vs Junction temperature | 25 |
| VIO(xVCC) | DC input-to-output voltage (drop), 3.3-V xVCC switch | vs Load current | 26 |
|  | DC input-to-output voltage (drop), 5-V xVCC switch | vs Load current | 27 |
| $\mathrm{V}_{\mathrm{IO}}(\mathrm{xVPP}$ ) | DC input-to-output voltage (drop), 12-V xVPP switch | vs Load current | 28 |
| Ios | Short-circuit current limit, 3.3-V xVCC switch | vs Junction temperature | 29 |
|  | Short-circuit current limit, 5-V xVCC switch | vs Junction temperature | 30 |
|  | Short-circuit current limit, 12-V xVPP switch | vs Junction temperature | 31 |

NOTE: Electrical characteristics tests are conducted at $\mathrm{V}_{\mathrm{I}}(5 \mathrm{~V})=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}(3.3 \mathrm{~V})}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}(12 \mathrm{~V})}=12 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}$ on each output, STBY floating (unless otherwise noted on Figures).

## TYPICAL CHARACTERISTICS



Figure 8
TURNON PROPAGATION DELAY TIME, $5-\mathrm{V}$ xVCC SWITCH
vs


Figure 10


Figure 9

TURNOFF PROPAGATION DELAY TIME, 5-V xVCC SWITCH
vs


Figure 11

## TYPICAL CHARACTERISTICS



Figure 12

RISE TIME, 3.3-V xVCC SWITCH


Figure 14

TURNOFF PROPAGATION DELAY TIME dc 12-V xVPP SWITCH
vs
LOAD CAPACITANCE


Figure 13

FALL TIME, 3.3-V xVCC SWITCH


Figure 15

## TYPICAL CHARACTERISTICS

RISE TIME, 5-V xVCC SWITCH
VS
LOAD CAPACITANCE


Figure 16

RISE TIME, 12-V xVPP SWITCH LOAD CAPACITANCE


Figure 18

FALL TIME, 5-V xVCC SWITCH LOAD CAPACITANCE


Figure 17

FALL TIME, 12-V xVPP SWITCH
vs
LOAD CAPACITANCE


Figure 19

## TYPICAL CHARACTERISTICS



Figure 20


Figure 22


Figure 21

STATIC DRAIN-SOURCE ON-STATE RESISTANCE, 3.3-V xVCC SWITCH
vs
JUNCTION TEMPERATURE


Figure 23

## TYPICAL CHARACTERISTICS

STATIC DRAIN-SOURCE ON-STATE RESISTANCE, 5-V xVCC SWITCH
vs
JUNCTION TEMPERATURE


Figure 24


Figure 26

STATIC DRAIN-SOURCE ON-STATE RESISTANCE, 12-V xVPP SWITCH vS JUNCTION TEMPERATURE


Figure 25
DC INPUT-TO-OUTPUT VOLTAGE (DROP), 5-V xVCC SWITCH
vs


Figure 27

## TYPICAL CHARACTERISTICS



Figure 28
SHORT-CIRCUIT CURRENT LIMIT, 5-V xVCC SWITCH
vs


Figure 30

SHORT-CIRCUIT CURRENT LIMIT, 3.3-V xVCC SWITCH
vs
JUNCTION TEMPERATURE


Figure 29

SHORT-CIRCUIT CURRENT LIMIT, 12-V xVPP SWITCH
vs


Figure 31

## APPLICATION INFORMATION

## overview

PC Cards were initially introduced as a means to add EEPROM (flash memory) to portable computers with limited onboard memory. The idea of add-in cards quickly took hold; modems, wireless LANs, Global Positioning Satellite System (GPS), multimedia, and hard-disk versions were soon available. As the number of PC Card applications grew, the engineering community quickly recognized the need for a standard to ensure compatibility across platforms. To this end, the PCMCIA (Personal Computer Memory Card International Association), comprising members from leading computer, software, PC Card, and semiconductor manufacturers, was established. One key goal was to realize the plug-and-play concept. Cards and hosts from different vendors should be compatible or able to communicate with one another transparently.

## PC Card power specification

System compatibility also means power compatibility. The most current set of specifications (PC Card Standard) set forth by the PCMCIA committee states that power is to be transferred between the host and the card through eight of the 68 terminals of the PC Card connector. This power interface consists of two $\mathrm{V}_{\mathrm{cc}}$, two $\mathrm{V}_{\mathrm{pp}}$, and four ground terminals. Multiple $\mathrm{V}_{\mathrm{CC}}$ and ground terminals minimize connector terminal and line resistance. The two $\mathrm{V}_{\mathrm{pp}}$ terminals were originally specified as separate signals, but are commonly tied together in the host to form a single node to minimize voltage losses. Card primary power is supplied through the $\mathrm{V}_{\mathrm{CC}}$ terminals; flash-memory programming and erase voltage is supplied through the $\mathrm{V}_{\mathrm{pp}}$ terminals.

## designing for voltage regulation

The current PCMCIA specification for output voltage regulation, $\mathrm{V}_{\mathrm{O}(\mathrm{reg})}$, of the $5-\mathrm{V}$ output is $5 \%(250 \mathrm{mV})$. In a typical PC power-system design, the power supply has an output-voltage regulation, $\mathrm{V}_{\mathrm{PS}}($ reg) , of $2 \%(100 \mathrm{mV})$. Also, a voltage drop from the power supply to the PC Card will result from resistive losses, $\mathrm{V}_{\mathrm{PCB}}$, in the PCB traces and the PCMCIA connector. A typical design would limit the total of these resistive losses to less than $1 \%(50 \mathrm{mV})$ of the output voltage. Therefore, the allowable voltage drop, $\mathrm{V}_{\mathrm{DS}}$, for the TPS2214A or TPS2216A would be the PCMCIA voltage regulation less the power supply regulation and less the PCB and connector resistive drops:

$$
\left.V_{D S}=V_{O(r e g)}\right)^{-V_{P S}(r e g)}{ }^{-V_{P C B}}
$$

Typically, this would leave 100 mV for the allowable voltage drop across the $5-\mathrm{V}$ switch. The specification for output voltage regulation of the 3.3-V output is 300 mV ; so, using the same equation by deducting the voltage drop percentages ( $2 \%$ ) for power-supply regulation and PCB resistive loss ( $1 \%$ ), the allowable voltage drop for the $3.3-\mathrm{V}$ switch is 200 mV . The voltage drop is the output current multiplied by the switch resistance of the TPS2214A or TPS2216A. Therefore, the maximum output current, Io max, that can be delivered to the PC Card in regulation is the allowable voltage drop across the IC, divided by the output-switch resistance.

$$
\mathrm{I}_{\mathrm{O}} \max =\frac{\mathrm{V}_{\mathrm{DS}}}{\mathrm{r}_{\mathrm{DS}}(\mathrm{on})}
$$

The xVCC outputs can deliver 1 A continuously at 5 V and 3.3 V within regulation over the operating temperature range. The xVPP outputs of the IC can deliver 200 mA continuously.

TPS2214A, TPS2216A DUAL-SLOT PC CARD POWER SWITCHES FOR SERIAL PCMCIA CONTROLLERS<br>SLVS267C - DECEMBER 1999 - REVISED FEBRUARU 2008

## APPLICATION INFORMATION

## designing for voltage regulation (continued)

## overcurrent and overtemperature protection

PC Cards are inherently subject to damage that can result from mishandling. Host systems require protection against short-circuited cards that could lead to power-supply or PCB trace damage. Even systems robust enough to withstand a short circuit would still undergo rapid battery discharge into the damaged PC Card, resulting in the rather sudden and unacceptable loss of system power. Most hosts include fuses for protection. However, the reliability of fused systems is poor, as blown fuses require troubleshooting and repair, usually by the manufacturer.
The TPS2214A and TPS2216A take a two-pronged approach to overcurrent protection, which is designed to activate if an output is shorted or when an overcurrent condition is present when switches are powered up. First, instead of fuses, sense FETs monitor each of the xVCC and xVPP power outputs. Unlike sense resistors or polyfuses, these FETs do not add to the series resistance of the switch; therefore voltage and power losses are reduced. Overcurrent sensing is applied to each output separately. Excessive current generates an error signal that limits the output current of only the affected output, preventing damage to the host. Each xVCC output overcurrent limits from 1 A to 2.2 A, typically around 1.6 A; the xVPP outputs limit from 250 mA to 500 mA , typically around 375 mA .
Second, when an overcurrent condition is detected, these devices assert an active low $\overline{O C}$ signal that can be monitored by the microprocessor or controller to initiate diagnostics and/or send the user a warning message. In the event that an overcurrent condition persists, causing the IC to exceed its maximum junction temperature, thermal-protection circuitry activates. This shuts down all power outputs until the device cools to within a safe operating region, which is ensured by a thermal shutdown hysteresis.

## 12-V supply not required

Many PC Card switches use the externally supplied 12 V to power gate drive and other chip functions; this requires that power be present at all times. The TPS2214A and TPS2216A offer considerable power savings by using an internal charge pump to generate the required higher gate drive voltages from the $5-\mathrm{V}$ or $3.3-\mathrm{V}$ power supplies. Therefore, the external $12-\mathrm{V}$ supply can be disabled except when needed for flash-memory functions, thereby extending battery lifetime. Additional power savings are realized by the IC during shutdown mode, in which quiescent current drops to a maximum of $1 \mu \mathrm{~A}$.

## 3.3-V low-voltage mode

The TPS2214A and TPS2216A will operate in 3.3-V low-voltage mode when 3.3 V is the only available input voltage $\left(\mathrm{V}_{1(5 \mathrm{~V})}=0, \mathrm{~V}_{(12 \mathrm{~V})}=0\right)$. This feature allows host and PC Cards to be operated in low-power 3.3-V-only modes such as sleep modes. Note that in this operation mode, the IC will derive its bias current from the $3.3-\mathrm{V}$ input pin and can only provide 3.3 V to the outputs.

## voltage transitioning requirement

PC Cards are migrating from 5 V to 3.3 V to minimize power consumption, optimize board space, and increase logic speeds. The TPS2214A and TPS2216A meet all combinations of power delivery as currently defined in the PCMCIA standard. The latest protocol accommodates mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ systems by first powering the card with 5 V , then polling it to determine its $3.3-\mathrm{V}$ compatibility. The PCMCIA specification requires that the capacitors on $3.3-\mathrm{V}$-compatible cards be discharged to below 0.8 V before applying 3.3-V power. This action ensures that sensitive 3.3-V circuitry is not subjected to any residual $5-\mathrm{V}$ charge and functions as a power reset. PC Card specification requires that $\mathrm{V}_{\mathrm{CC}}$ be discharged within 100 ms . PC Card resistance can not be relied on to provide a discharge path for voltages stored on PC Card capacitance because of possible high-impedance isolation by power-management schemes. The TPS2214A and TPS2216A include discharge transistors on all xVCC and xVPP outputs to meet the specification requirement.

## APPLICATION INFORMATION

## designing for voltage regulation (continued)

## shutdown mode

In the shutdown mode, which can be controlled by bit D8 of the input serial DATA word, each of the xVCC and xVPP outputs is forced to a high-impedance state. In this mode, the chip quiescent current is limited to $1 \mu \mathrm{~A}$ or less to conserve battery power.

## standby mode

The TPS2214A and TPS2216A can be put in standby mode by pulling $\overline{\text { STBY }}$ low to conserve power during low-power operation. In this mode, all of the power outputs ( xVCC and xVPP ) will have a nominal current limit of 50 mA . STBY has an internal $150-\mathrm{k} \Omega$ pullup resistor. The output-switch status of the device must be set, allowing the output capacitors to charge, prior to enabling the standby mode. Changing the setting of the output switches with the device in standby mode may cause an overcurrent response to be generated.

## mode

The mode pin programs the switches in either TPS2214A/TPS2216A or TPS2206 mode. An internal 150-k $\Omega$ pulldown resistor is connected to the pin. Floating or pulling the mode pin low sets the switches in TPS2206 mode; pulling the mode pin high sets the switches in TPS2214A/TPS2216A mode. In TPS2206 mode, xVPP outputs are dependent on xVCC outputs. In TPS2214A/TPS2216A mode, xVPP is programmed independent of xVCC. Refer to TPS2214A/TPS2216A control-logic tables for more information.

## power-supply considerations

The TPS2214A and TPS2216A have multiple pins for each of its 3.3-V and 5-V power inputs and for the switched xVCC outputs. Any individual pin can conduct the rated input or output current. Unless all pins are connected in parallel, the series resistance is higher than that specified, resulting in increased voltage drops and less power. It is recommended that all input and output power pins be paralleled for optimum operation. Because the two $12-\mathrm{V}$ pins are not internally connected, they must be tied together externally.
To increase the noise immunity of the TPS2214A and TPS2216A, the power-supply inputs should be bypassed with a $1-\mu \mathrm{F}$ electrolytic or tantalum capacitor paralleled by a $0.047-\mu \mathrm{F}$ to $0.1-\mu \mathrm{F}$ ceramic capacitor. It is strongly recommended that the switched outputs be bypassed with a $0.1-\mu \mathrm{F}$ (or larger) ceramic capacitor; doing so improves the immunity of the IC to electrostatic discharge (ESD). Care should be taken to minimize the inductance of PCB traces between the IC and the load. High switching currents can produce large negative voltage transients, which forward biases substrate diodes, resulting in unpredictable performance. Similarly, no pin should be taken, or allowed to fall, below -0.3 V .

## RESET and $\overline{\text { RESET }}$ inputs

To ensure that cards are in a known state after power brownouts or system initialization, the PC Cards should be reset at the same time as the host by applying low impedance paths from xVCC and xVPP terminals to ground. A low-impedance output state allows discharging of residual voltage remaining on PC Card filter capacitance, permitting the system (host and PC Cards) to be powered up concurrently. The active-high RESET or active low RESET input will close internal switches $\mathrm{S} 1, \mathrm{~S} 4, \mathrm{~S} 7$, and S 11 with all other switches left open. The TPS2214A and TPS2216A remain in the low-impedance output state until the signal is deasserted and further data is clocked in and latched. The input serial data can not be latched during reset mode. RESET and RESET are provided for direct compatibility with systems that use either an active-low or active-high reset voltage supervisor. The RESET pin has an internal $150-\mathrm{k} \Omega$ pulldown resistor and the RESET pin has an internal $150-\mathrm{k} \Omega$ pullup resistor. The device will be reset automatically when powered up.

## APPLICATION INFORMATION

## calculating junction temperature

The switch resistance, $r_{D S(o n)}$, is dependent on the junction temperature, $T_{J}$, of the die. The junction temperature is dependent on both $r_{D S(o n)}$ and the current through the switch. To calculate $T_{J}$, first find $r_{D S}(o n)$ from Figures 23 through 25 , using an initial temperature estimate about $50^{\circ} \mathrm{C}$ above ambient. Then calculate the power dissipation for each switch, using the formula:

$$
P_{D}=r_{D S(o n)} \times 1^{2}
$$

Next, sum the power dissipation of all switches and calculate the junction temperature:

$$
T_{J}=\left(\sum P_{D} \times R_{\theta J A}\right)+T_{A}
$$

Where:
$R_{\theta J A}$ is the inverse of the derating factor given in the dissipation rating table.
Compare the calculated junction temperature with the initial temperature estimate. If the temperatures are not within a few degrees of each other, recalculate using the calculated temperature as the initial estimate.

## logic inputs and outputs

The serial interface consists of DATA, CLOCK, and LATCH leads. The data is clocked in on the positive edge of the clock (see Figures 2 and 3). The 11-bit (D0-D10) serial data word is loaded during the positive edge of the latch signal. The positive edge of the latch signal should occur before the next positive edge of the clock occurs.
The TPS2216 serial interfaces are compatible with serial-interface PCMCIA controllers and current PCMCIA and Japan Electronic Industry Development Association (JEIDA) standards.
An overcurrent output $(\overline{\mathrm{OC}})$ is provided to indicate an overcurrent or overtemperature condition in any of the xVCC and xVPP outputs as previously discussed.

## TPS2214A, TPS2216A <br> DUAL-SLOT PC CARD POWER SWITCHES

## APPLICATION INFORMATION

TPS2214A/TPS2216A control logic
TPS2214A/TPS2216A mode (MODE pulled high)
xVPP

|  | AVPP CONTROL SIGNALS |  |  | OUTPUT <br> V_AVPP | BVPP CONTROL SIGNALS |  |  |  | OUTPUT <br> V_BVPP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D8 ( $\overline{\text { SHDN }}$ ) | D0 | D1 | D9 |  | D8 ( $\overline{\text { SHDN }}$ ) | D4 | D5 | D10 |  |
| 1 | 0 | 0 | X | 0 V | 1 | 0 | 0 | X | 0 V |
| 1 | 0 | 1 | 0 | 3.3 V | 1 | 0 | 1 | 0 | 3.3 V |
| 1 | 0 | 1 | 1 | 5 V | 1 | 0 | 1 | 1 | 5 V |
| 1 | 1 | 0 | X | 12 V | 1 | 1 | 0 | X | 12 V |
| 1 | 1 | 1 | X | Hi-Z | 1 | 1 | 1 | X | Hi-Z |
| 0 | X | X | X | Hi-Z | 0 | X | X | X | Hi-Z |

xVCC

|  | AVCC CONTROL SIGNALS |  | OUTPUT <br> V_AVCC | BVCC CONTROL SIGNALS |  |  | OUTPUT <br> V_BVCC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D8 ( $\overline{\text { SHDN }}$ ) | D3 | D2 |  | D8 ( $\overline{\text { SHDN }}$ ) | D6 | D7 |  |
| 1 | 0 | 0 | 0 V | 1 | 0 | 0 | 0 V |
| 1 | 0 | 1 | 3.3 V | 1 | 0 | 1 | 3.3 V |
| 1 | 1 | 0 | 5 V | 1 | 1 | 0 | 5 V |
| 1 | 1 | 1 | 0 V | 1 | 1 | 1 | 0 V |
| 0 | X | X | Hi-Z | 0 | X | X | Hi-Z |

TPS2206 mode (MODE floating or pulled low)
xVPP

|  | AVPP CONTROL SIGNALS |  | OUTPUT V_AVPP | BVPP CONTROL SIGNALS |  |  | OUTPUT <br> V_BVPP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D8 (S'SDD) | D0 | D1 |  | D8 ( $\overline{\text { SHDN }}$ ) | D4 | D5 |  |
| 1 | 0 | 0 | 0 V | 1 | 0 | 0 | 0 V |
| 1 | 0 | 1 | V_AVCC | 1 | 0 | 1 | V_BVCC |
| 1 | 1 | 0 | 12 V | 1 | 1 | 0 | 12 V |
| 1 | 1 | 1 | Hi-Z | 1 | 1 | 1 | Hi-Z |
| 0 | X | X | Hi-Z | 0 | X | X | Hi-Z |

xVCC

|  | AVCC CONTROL SIGNALS |  | OUTPUT <br> V_AVCC | BVCC CONTROL SIGNALS |  |  | OUTPUT <br> V_BVCC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D8 ( $\overline{\text { SHDN }}$ ) | D3 | D2 |  | D8 ( $\overline{\text { SHDN }}$ ) | D6 | D7 |  |
| 1 | 0 | 0 | 0 V | 1 | 0 | 0 | 0 V |
| 1 | 0 | 1 | 3.3 V | 1 | 0 | 1 | 3.3 V |
| 1 | 1 | 0 | 5 V | 1 | 1 | 0 | 5 V |
| 1 | 1 | 1 | 0 V | 1 | 1 | 1 | 0 V |
| 0 | X | X | Hi-Z | 0 | X | X | Hi-Z |

## APPLICATION INFORMATION

## ESD protections (see Figure 32)

All TPS2214A and TPS2216A inputs and outputs incorporate ESD-protection circuitry designed to withstand a 2-kV human-body-model discharge as defined in MIL-STD-883C, Method 3015. The xVCC and xVPP outputs can be exposed to potentially higher discharges from the external environment through the PC Card connector. Bypassing the outputs with $0.1-\mu \mathrm{F}$ capacitors protects the devices from discharges up to 10 kV .

† Maximum recommended output capacitance for xVCC is $220 \mu \mathrm{~F}$ and for xVPP is $10 \mu \mathrm{~F}$ without $\overline{\mathrm{OC}}$ glitch when switches are powered on.
Figure 32. Detailed Interconnections and Capacitor Recommendations

## APPLICATION INFORMATION

## 12-V flash memory supply

The TPS6734 is a fixed 12-V output boost converter capable of delivering 120 mA from inputs as low as 2.7 V . The device is pin-for-pin compatible with the MAX734 regulator and offers the following advantages: lower supply current, wider operating input-voltage range, and higher output currents. As shown in Figure 33, the only external components required are: an inductor, a Schottky rectifier, an output filter capacitor, an input filter capacitor, and a small capacitor for loop compensation. The entire converter occupies less than $0.7 \mathrm{in}^{2}$ of PCB space when implemented with surface-mount components. An enable input is provided to shut the converter down and reduce the supply current to $3 \mu \mathrm{~A}$ when 12 V is not needed.
The TPS6734 is a $170-\mathrm{kHz}$ current-mode PWM (pulse-width modulation) controller with an n-channel MOSFET power switch. Gate drive for the switch is derived from the $12-\mathrm{V}$ output after start-up to minimize the die area needed to realize the $0.7-\Omega$ MOSFET and improve efficiency at input voltages below 5 V . Soft start is accomplished with the addition of one small capacitor. A $1.22-\mathrm{V}$ reference ( pin 2 ) is brought out for external use. For additional information, see the TPS6734 data sheet (SLVS127).

NOTE A: The enable terminal can be tied to a general-purpose I/O terminal on the PCMCIA controller or tied high.
Figure 33. TPS2216A with TPS6734 12-V, 120-mA Supply

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | $\text { Eco Plan }{ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS2214ADB | ACTIVE | SSOP | DB | 24 | 60 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| TPS2214ADBG4 | ACTIVE | SSOP | DB | 24 | 60 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| TPS2214ADBR | ACTIVE | SSOP | DB | 24 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| TPS2214ADBRG4 | ACTIVE | SSOP | DB | 24 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| TPS2216ADAP | ACTIVE | HTSSOP | DAP | 32 | 46 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-3-260C-168 HR |
| TPS2216ADAPG4 | ACTIVE | HTSSOP | DAP | 32 | 46 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-3-260C-168 HR |
| TPS2216ADAPR | ACTIVE | HTSSOP | DAP | 32 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-3-260C-168 HR |
| TPS2216ADAPRG4 | ACTIVE | HTSSOP | DAP | 32 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR |
| TPS2216ADB | ACTIVE | SSOP | DB | 30 | 50 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| TPS2216ADBG4 | ACTIVE | SSOP | DB | 30 | 50 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| TPS2216ADBR | ACTIVE | SSOP | DB | 30 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| TPS2216ADBRG4 | ACTIVE | SSOP | DB | 30 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The $\mathrm{Pb}-\mathrm{Free} / \mathrm{Green}$ conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb -Free products are suitable for use in specified lead-free processes.
Pb -Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM INSTRUMENTS

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 $(\mathbf{m m})$ | B0 $(\mathbf{m m})$ | K0 $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS2214ADBR | SSOP | DB | 24 | 2000 | 330.0 | 16.4 | 8.2 | 8.8 | 2.5 | 12.0 | 16.0 | Q1 |
| TPS2216ADAPR | HTSSOP | DAP | 32 | 2000 | 330.0 | 24.4 | 8.6 | 11.5 | 1.6 | 12.0 | 24.0 | Q1 |
| TPS2216ADBR | SSOP | DB | 30 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS2214ADBR | SSOP | DB | 24 | 2000 | 346.0 | 346.0 | 33.0 |
| TPS2216ADAPR | HTSSOP | DAP | 32 | 2000 | 346.0 | 346.0 | 41.0 |
| TPS2216ADBR | SSOP | DB | 30 | 2000 | 346.0 | 346.0 | 33.0 |

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Tl under the patents or other intellectual property of TI .
Reproduction of Tl information in Tl data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated Tl product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify Tl and its representatives against any damages arising out of the use of Tl products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific Tl products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products |  |
| :--- | :--- |
| Amplifiers |  |
| Data Converters | amplifier.ti.com |
| DSP | dataconverter.ti.com |
| Clocks and Timers | dsp.ti.com |
| Interface | www.ti.com/cocks |
| Logic | nterace.ti.com |
| Power Mgmt | ogic.ti.com |
| Microcontrollers | Dowe.ti.com |
| RFID | nicrocontroler.ti.com |
| RF/IF and ZigBee® Solutions | NWw.ti-rfid.com |
|  |  |


| Applications |  |
| :---: | :---: |
| Audio | www.ti.com/audio |
| Automotive | www.ticom/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Medical | www.ti.com/medica |
| Military | www.ti.com/military |
| Optical Networking | www.ticom/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video \& Imaging | www.ticom/vided |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated

